Equivalent Circuit Models for Strained Si NMOSFET Using Verilog-A

Guan-yu WANG\(^1\) and Chun-yu ZHOU\(^2, *\)

\(^1\)College of Electronic Engineering, Chongqing University of Posts and Telecommunications, Chongqing, China

\(^2\)School of Science, Yanshan University, Qinhuangdao, China

*Corresponding author

Keywords: Equivalent circuits, Strained Si, MOSFET, Verilog-A.

Abstract. Equivalent circuit models for strained Si NMOSFET at DC and AC working conditions are investigated in this article. The intrinsic region, source/drain parasitic regions, and substrate parasitic resistance are proposed respectively. The model admits analytical solution using the quasi-two-dimensional analysis and coherent smoothing functions, a unified drain current model is presented. We also present a unified charge model with the charge as the state variable. Model parameters are extracted from the experimental results by software. Furthermore, simulations for strained Si NMOSFETs are realized using Verilog-A.

Introduction

Strained Silicon (SSi) has been used to enhance mobility of carriers in the classical bulk MOSFET structures \([1,2]\). It has become an integral part of the CMOS process, especially for chips intended for RF applications \([3]\). Device structures and implementations of process for strained Si MOSFETs have been the focus of intense research in recent years \([4]\). However, equivalent circuits of strained Si for circuit simulators are not yet to be investigated in detail. There are few reports on model parameters, meanwhile, proposed model parameters have problems in the features of continuity and smooth I-V and C-V characteristics \([5-10]\). Recently we proposed equivalent circuits for strained Si NMOSFET at DC and AC working conditions. Smoothing functions and quasi-two-dimensional analysis have been used to meet requirements of continuities and accuracy for analog device model. Model parameters are extracted from the experimental results by software. Furthermore, simulations for strained Si NMOSFETs are realized using Verilog-A, which can be used in SPICE simulator.

Device Structure and Equivalent Circuit Model

As shown in Fig1.(a) the strained Si NMOSFET used in this letter were fabricated on a p-type Si substrate in our lab, next the graded SiGe buffers was grown on it. Following virtual substrate (relaxed SiGe) growth, the strained Si channel was pseudomorphically grown. The cross-sectional transmission electron micrograph (TEM) image of the strained Si NMOSFET is shows in Fig1.(b).
Based on the structure and working principle of strained Si NMOSFET, the equivalent circuit at DC operation condition is shown in Fig. 2 (a). In Fig. 2 (a) S and D are the source and drain nodes as specified in a SPICE input file; S’ and D’ are the corresponding internal node respectively representing channel portion of the device. $R_{S1}$ and $R_{D1}$ are conductance of the source and drain series resistance in the strained Si layer, and $R_{S2}$ and $R_{D2}$ are conductance of the source and drain series resistance in the relaxed SiGe layer, respectively. The gate and bulk nodes are represented by G and B, B’ is also the internal node. Since the gate is separated from the source and drain by an insulator, the gate is assumed to be a DC open circuit. The drain-source current is represented by a voltage controlled current source $I_{DS}$. $I_{sub}$ is a substrate current, which results from impact ionization. $D_{S1}$, $D_{S2}$, $D_{D1}$, and $D_{D2}$ are source/drain substrate parasitic diodes in strained Si layer and relaxed SiGe layer. $I_{j,SB1}$, $I_{j,SB2}$, $I_{j,DB1}$, and $I_{j,DB2}$ are the DC source/drain pn junction currents in strained Si layer and relaxed SiGe layer respectively. $D_{B}$ is parasitic strained Si-relaxed SiGe heterojunction diode in the channel. $R_{B}$ is terminal resistance at the bulk.

Fig. 2 (b) shows an AC equivalent circuit for strained Si NMOSFET. $C_{ij,t}$ is the total capacitance between terminal i and j:

$$C_{ij,t} = C_{ij} + C_{ij,p},$$

(1)
Each element $C_{ij}$ of this capacitance describes the dependence of the charge at the terminal $i$ with respect to the voltage applied at the terminal $j$ with all other voltages held constant [11]: and $C_{ij,p}$ is the parasitic capacitance between terminal $i$ and $j$. The transcapacitances $C_m$, $C_{mb}$, $C_{mx}$ are defined as

$$C_{ij} = -\frac{\partial Q_i}{\partial V_j}, i \neq j$$

(2)

$$\begin{align*}
C_m &= C_{dg,t} - C_{gd,t} \\
C_{mb} &= C_{db,t} - C_{bd,t} \\
C_{mx} &= C_{bg,t} - C_{gb,t}
\end{align*}$$

(3)

**Model Parameters**

Recently, using the gradual channel approximation (GCA) and coherent quasi-two-dimensional (2D) analysis, as well as taking into account the effects of short channel effect (SCE), narrow channel effect (NCE), non-uniform doping effect, and drain-induced barrier lowering (DIBL) effect [11,12]. The threshold voltage $V_{TH}$ is:

$$V_{TH} = f_1 (V_{GS}, V_{DS}, V_{BS}, SSi, SiGe)$$

(4)

Furthermore, according to Refs.[12,13], a unified drain current model can be expressed as:

$$I_{DS} = f_2 (V_{GS}, V_{DS}, V_{BS}, SSi, SiGe)$$

(5)

The model describes current characteristics from subthreshold to strong inversion as well as from the linear to the saturation operating regions with a smoothing function, and guarantees the continuities of the drain current and its derivatives . The model accuracy is enhanced by including carrier velocity saturation and channel length modulation effects.

Using the charge as the state variable, unified charge models are:
\[
Q_I = f_3 \left( V_{GS}, V_{DS}, V_{RS}, S\text{Si, SiGe} \right)
\]
\[
Q_B = f_4 \left( V_{GS}, V_{DS}, V_{RS}, S\text{Si, SiGe} \right)
\]
\[
Q_G = -Q_B - Q_I
\]

where \(Q_G\) and \(Q_B\) are the charges in the gate and bulk respectively, \(Q_I\) is the channel charge. The model describes device characteristics from subthreshold to strong inversion as well as from the linear to the saturation operating regions using a smoothing function, and guarantees the continuities of charges and capacitances.

**Results and Discussion**

Model parameters of the strained Si NMOSFET are extracted from the experimental results by software. Furthermore, equivalent circuit models are presented using Verilog-A, a language to describe analog behavior. The evidence for the validity of equivalent circuit models and model parameters can be derived from the comparison of experimental results.

Fig.3 (a) plots the output characteristics of the strained Si NMOSFET. The characteristics are quite similar to the conventional Si NMOSFET. The current drive of strained Si NMOSFET is 20-25% larger than classical bulk MOSFET, which fabricated using the same process conditions, due to the higher electron mobility of the strained Si channel. Fig.3 (b) shows the measured bulk current of the strained silicon NMOSFET. The measured \(I_{sub}\) vs \(V_{gs}\) at a particular \(V_{ds}\) is bell-shape-like, indicating that for a given \(V_{ds}\), initially substrate current \(I_{sub}\) increases with increasing \(V_{gs}\) due to an increase in the drain current \(I_{DS}\). Further increase in \(V_{gs}\) eventually results in a decrease in due to the increase in \(V_{dsat}\), which in turn reduces the channel field.

Using Eq.(6c) in Eq.(2), we get a unified analytical model \(C_{gb}\), as shown in Fig.4(a). A “plateau” is obviously observed in the accumulation region, and the capacitance \(C_{gb}\) saturates to the oxide capacitance \(C_{OX}\) deep in accumulation. When applied voltage \(V_{gb}\) goes from negative to positive, the accumulated holes resided initially in the strained Si layer gradually transfer to SiGe layer, and the capacitance \(C_{gb}\) shifts from

\[
C_{gb} = \left[ C_{ox}^{-1} + C_C^{-1} \right]^{-1}
\]

to

\[
C_{gb} = \left[ C_{ox,eff}^{-1} + C_{C,SiGe}^{-1} \right]^{-1},
\]
giving rise to the plateau, \(C_C\) is the bulk capacitance, \(C_{ox,eff}\) is the effect oxide capacitance, and \(C_{C,SiGe}\) is the SiGe layer capacitance [10].

![Graph for Results and Discussion](a)
Figure 2. Measured and modeled (a) drain currents $I_{DS}$ as a function of $V_{ds}$ at different gate voltage $V_{gs}$, and (b) substrate currents $I_{sub}$ as a function of $V_{gs}$ for different drain voltage $V_{ds}$.

Fig.4 (b) shows normalized plots of measured and modeled $C_{GS}$, $C_{GD}$, and $C_{GB}$ as a function of $V_{gs}$. The model describes device characteristics from subthreshold to strong inversion as well as from the linear to the saturation operating regions using a smoothing function, and guarantees the continuities of charges and capacitances. $C_{GB}$ is much smaller in strong inversion than in weak inversion, because in strong inversion, with the formation of the inversion layer, the influence of the substrate potential on the gate charge is shielded; but in weak inversion, $Q_I$ increases with $V_{GS}$, and the control of $V_B$ on $Q_G$ is decreases. In addition, $C_{GS}$ is smaller in weak inversion than in strong inversion, because in weak inversion $Q_I = 0$, $Q_G = -Q_B$ according to Eq.(6c), $Q_B$ is mainly determined by the longitudinal electric potential, and the control of $V_S$ on $Q_B$ is week. With the increasing of $V_{gs}$ beyond saturation, the transistor enters the linear region. The shielding effect of the drain is released, its influence of channel charge is increasing. This means that the influence of the source to the channel charge is reduced, and the control of $V_S$ on $Q_G$ is decreases. $C_{GS}$ is decreased consequently. $C_{GD}$ is small both in weak inversion for the same reason as $C_{GS}$. In saturation region, the inversion layer is cut off, the control of $V_D$ on $Q_G$ is shielded, and therefore $C_{GD}$ is small. With the increasing of $V_{gs}$, the transistor enters the linear region. The shielding effect of the drain is released, its influence of channel charge is increasing, $C_{GD}$ increases continuously. The results from our model match the experimental data well, giving evidence for their validity.
Figure 2. (a) Plot of measured and modeled curve $C_{gb}$ as a function of $V_{gs}$ and (b) Normalized plots of measured and modeled $C_{GS}$, $C_{GD}$, and $C_{GB}$ as a function of $V_{gs}$.

Conclusion

In conclusion, we have successfully established equivalent circuits of strained silicon NMOSFETs at DC and AC working conditions. Model parameters are extracted from the experimental results by software, which have analytical and continuous I-V and C-V characteristics. Comparisons between the Verilog-A simulation results and measured dates show that equivalent circuits can describe the device characteristics well. It is believed that such equivalent circuits of strained Si are promising for integrated circuits design.

Acknowledgments

This work is financially supported by National Natural Science Foundation of China (Grant No.61404019, 61704147), the Science Fund from the Education Department of Hebei Province, China (Grant No. QN2017150).

Reference


